Substitute for form 1449A/PTO				Complete if Known		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT  (use as many sheets as necessary)				Application Number	Not yet assigned	
				Filing Date	Herewith	
				First Named Inventor	GEALER	
				Group Art Unit	Not yet assigned 2811	
				Examiner Name	Not yet assigned	
Sheet	1	of	1	Intel Docket Number	P16923	

<del></del>							
OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS							
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	73				
m	A	"Integrated Circuit Packages", Copyright(C) FUJITSU LIMITED, 2002, download from <a href="http://edevice.fujitsu.com/fj/CATALOG/AD81/81-00001/11e-9.html">http://edevice.fujitsu.com/fj/CATALOG/AD81/81-00001/11e-9.html</a> on 12/4/2003. 1pg.					
1	В	Lii, Mirng-Ji et al: "Flip-Chip Technology on Organic Pin Grid Array Packages", Intel Technology Journal Q3, 2000. 9pgs.					
	С	Mahajan, Ravi et al: "The Evolution of Microprocessor Packaging", Intel Technology Journal Q3, 2000. 10pgs.					
	D	Intel®: "The Chip Scale Package (CSP)", 2000 Packaging Databook, pages 15-1 - 15-16.					
	٠						
	<i>;</i>						
	7	// /					
Examiner Signature	1	lugh Im Date Considered Sep 21. ms					

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&#</sup>x27;Unique cliation designation number. <sup>2</sup>Applicant is to place a check mark here if English language Translation is attached.